ABSTRACT OF THE DISCLOSURE

5

A control circuit controls a column decoder and a parity column decoder such that parity data is input/output to a memory cell array at a timing different from that of input/output of data corresponding to the parity data to/from the memory cell array. Therefore, a terminal for parity data input/output is not necessary, and a memory device can be adapted to an ECC function without increasing a memory bus width.